PC Board Layout Techniques for FAEs

High Speed, Mixed-Signal & Low Level Applications
The Art of PCB Design

- Good PCB design is a discipline that takes years to master.

- Reliable High-speed, mixed-signal designs require a great deal of theoretical knowledge and practical understanding to be done properly.

- We’ll cover many important concepts at a high level today.
Agenda

- PCBs 101
- Good High-Speed PCB Design Practices
  - The Power of Power and Ground planes
  - Proper use of decoupling capacitors
  - The True Nature of Resistors and Capacitors in High-speed Designs
  - High-speed Signal Propagation - Wires or Transmission Lines?
  - Impedance Mismatches, Series and Parallel Termination
  - Managing EMI
- Mixed Signal PCB Layout
  - Grounding Mixed Signal Data Acquisition System
  - Ground Plane in Mixed Signal Designs
  - Power Filtering & decoupling
  - Parasitic Consideration
  - Control Differential line impedance
- Small Signal Layout
  - Consider Track Resistor Loss
  - Proper grounding shielding cable
  - Minimize PCB Leakage by Guard Ring
  - Prevent PCB Heating Temperature Sensors
PCB Basics
PCB Units of Measurement

- PCB methodologies originated in the United States
- Units of measurement are therefore typically in Imperial units, not SI/metric units.
  - Board dimensions are commonly measured in inches.
  - Dielectric thickness & conductor length and width typically measured in inches and “mils”.
    - 1 mil = 0.001 inches
    - 1 mil = .0254 mm
  - Conductor thickness measured in ounces (oz).
    - The weigh of conductor metal in a square foot of material.
    - Typical thickness
      - 0.5oz = 17.5µm
      - 1.0oz = 35.0µm
      - 2.0oz = 70.0µm
      - 3.0oz = 105.0µm
A PCB consists of alternating layers of prepreg and core materials.

Materials:
- **Core**: A thin piece of *cured* dielectric (usually FR4: fiberglass & epoxy).
- **Prepreg**: Short for *preimpregnated*. A thin piece of *uncured* dielectric (usually “FR4” : fiberglass-epoxy). Prepreg melts into an epoxy glue when heated and pressed, and then hardens / cures with the same dielectric constant as the core material.
- **Copper Foil**: Thin piece of copper that is bonded / laminated to both sides of the core using epoxy resin.

The number of layers of copper foil corresponds to the “layers of the PCB”:
- An 8-layer PCB has 8 layers of copper foil.

Stack-up is symmetrical about the center of the board in the vertical axis to avoid mechanical stress in the board under thermal cycling.
Copper (Cu) is the most commonly used conductor in PCBs. Traces and/or connectors may be plated in nickel followed by gold to provide a corrosion-resistant electrically conductive.

Trace Width (W) and Length (L) – controlled by PCB layout engineer
- Width and spacing between traces typically ≥5 mil in common fabrication processes

Trace Thickness (h) – variable of fabrication process
- Typically 0.5oz – 3oz
- Trend towards 0.25oz

Signal Integrity Tip: All of the above affect the resistance, capacitance and impedance of the trace and must be well understood for high-speed design.

Cu resistivity: $\rho=1.7\times10^{-8}\Omega m$
PCB Basics
PCB Conductors: Power Planes

- **Power Planes**
  - A solid layer of copper used to provide power or ground.
  - Typically use thicker copper layer than signal layers to reduce resistance.
- **Why are they needed?**
  - Provide a stable, low-impedance path for power and ground signals to all devices on the PCB
  - Shield signals between layers to minimize cross-talk
- **Signal Integrity Tip:** By placing power and ground on opposite sides of thin core material, we can maximize the “intra-plane capacitance”. Also, this minimizes PCB warping.
PCB Basics

PCB Insulators / Dielectrics

- Common Dielectric Materials
  - **FR-4 (Woven fiberglass and epoxy)**
    - Most commonly used, widely available, relatively low-cost
    - Dielectric constant (permittivity): 4.70 Max, 4.35 @ 500 MHz, 4.34 @ 1 GHz
      - Acceptable for signals up to about 2 GHz (loss and cross-talk will increase beyond this)
    - Fairly rigid (17 GPa using Young’s modulus)
  - **FR-2 (Phenolic cotton paper)**
    - Very low-cost, used in cheap consumer devices.
    - Susceptible to cracking
    - Dielectric constant (permittivity): 4.5 @ 1 GHz
  - **CEM-3 (Woven glass and epoxy)**
    - Very similar to FR4, widely used in Japan
  - **Polyimide**
    - Good performance at high frequencies
  - **FR & CEM**
    - FR: Flame Retardant
    - CEM: Composite Epoxy Material

- **Signal Integrity Tip:** Most PCB insulator materials support a relatively controlled dielectric - this is important for maintaining a constant impedance for transmission lines!
  - More on this soon

<table>
<thead>
<tr>
<th>Material</th>
<th>Dielectric constant</th>
</tr>
</thead>
<tbody>
<tr>
<td>Vacuum</td>
<td>1 (by definition)</td>
</tr>
<tr>
<td>Air</td>
<td>1.00054</td>
</tr>
<tr>
<td>Teflon™</td>
<td>2.1</td>
</tr>
<tr>
<td>Polyethylene</td>
<td>2.25</td>
</tr>
<tr>
<td>Polystyrene</td>
<td>2.4–2.7</td>
</tr>
<tr>
<td>Paper</td>
<td>3.5</td>
</tr>
<tr>
<td>Silicon dioxide</td>
<td>3.7</td>
</tr>
<tr>
<td>Concrete</td>
<td>4.5</td>
</tr>
<tr>
<td>Pyrex (glass)</td>
<td>4.7 (3.7–10)</td>
</tr>
<tr>
<td>Rubber</td>
<td>7</td>
</tr>
<tr>
<td>Diamond</td>
<td>5.5–10</td>
</tr>
<tr>
<td>Salt</td>
<td>3–15</td>
</tr>
<tr>
<td>Graphite</td>
<td>10–15</td>
</tr>
<tr>
<td>Silicon</td>
<td>11.68</td>
</tr>
</tbody>
</table>
### PCB Basics

#### Vias

- **Vias (plated holes)**
  - Used to connect layers
  - Formed by drilling or punching hole through PCB layers and plating the inside
  - Typically much larger than signal traces

- **Buried and Blind Vias**
  - Provide increased wiring density
  - Added cost to PCB fabrication – typically used only in high-volume
  - Buried vias are difficult to debug

- **Signal Integrity Tip:** vias introduce capacitance and change the characteristic impedance of a trace.
PCB Basics

Typical PCB Design Process

Schematic Capture → Schematic DRC Report → Netlist → PCB Layout → Footprint Library

Librarian and/or device provider

Schematic Library

PCB Fabrication

Fabrication Tolerance (i.e. min trace width, min hole size, etc.)

PCB DRC Report → Gerber Files → Drill File → PCB Parameters (i.e. core material, copper weight, etc.)

DRC = Design Rule Check

ADI Confidential
PCB Basics

Typical PCB Fabrication Process

1. Receive Gerber files, Drill files and other PCB attributes from customer.
2. Prepare the PCB substrate and laminate (core)
   1. Copper film is attached to the substrate material (i.e. FR4).
3. Inner layer image transfer
   1. Etch-resist chemical is masked and cured (hardened) over copper film where copper is to remain (i.e. traces and vias).
   2. Un-cured chemical is washed away
   3. Etchants applied to copper film (typically FeCl or Ammonia). Unmasked copper is dissolved.
   4. Solvent applied to remove the cured etch-resist
   5. PCB washed to remove all residues
4. Laminate layers
5. Drilling, cleaning & plating vias
   1. This is how connections are made between layers
   2. Holes drilled through layer stack where vias are desired
   3. PCB immersed in plating solution where a thin layer of copper forms within holes
   4. Electro-plating then used to deposit around 1mil of copper
6. Outer layer image transfer
7. Apply soldermask
8. Silkscreen (text and graphics)
Good High-Speed PCB Design Practices

Overview

◆ Some customers still design PCBs by “feel” and not using proper methodologies and/or discipline.

◆ For modern high-speed analog and digital design, it is almost impossible to produce a reliable design based on “feel”.

◆ Result may be
  - Improper or unexpected system behavior
  - Unacceptable levels of noise in analog paths
  - System stability/reliability that varies across temperature and/or board build lot.
  - Spurious bit-errors between connected devices on same PCB
  - Large amounts of power supply and ground noise
  - Over-shoot, under-shoot and glitching on signals.
Good High-Speed PCB Design Practices
Using the Right Equipment

- A good oscilloscope with ample bandwidth is an essential tool in high-speed PCB projects.
  - Need to consider the bandwidth and sampling frequency of the device.
  - What will a 133MHz SDRAM signal look like on a low-cost scope with 200MHz bandwidth and 2GSPS sampling rate?
  - Important events like glitching, overshoot and undershoot, and power supply noise may not be properly represented on a low-cost scope.
- Remember! High-speed digital signals are square waves!
  - Square waves are rich in high-energy, odd harmonics
    \[ x(t) = \sin(t) + \frac{1}{3}\sin(3t) + \frac{1}{5}\sin(5t) \ldots \]
  - As process geometry decreases (130nm->90nm->65nm), rise and fall times decrease = more harmonics!
Good High-Speed PCB Design Practices

Power and Ground Planes

- Power and ground planes should always be used when possible. Why?
  - Provides a low-impedance path between the power supply and the devices in the system.
  - Provide shielding
  - Provide heat dissipation
  - Reduces stray inductance
- A solid, unbroken plane is best.
  - Breaks in the ground plane can introduce parasitic inductance in traces above or below the plane.
- Remember!
  - At low frequency, current will follow the path of least resistance.
  - At high frequency, current will follow the path of least inductance.

Pulse response with and without a ground plane
Generally Good PCB Design Practices
Decoupling Capacitors (or “bypass” caps)

- When gates within a device switch, there is an instantaneous change in impedance within the device.
  - Result is an instantaneous change in current.
- Decoupling capacitors provide a low-impedance current source for these instantaneous changes.
  - Reduces voltage fluctuation on the ground and power signals.
  - Helps ensure power and voltage signals are within the operating specification of the device.
Good High-Speed PCB Design Practices
Decoupling Capacitors

- Five broad frequency bands need to be “bypassed” with high-speed devices
  - DC to 10kHz
    - Taken care of by the regulator
  - 10kHz to 100kHz
    - Taken care of by electrolytic bypass capacitors
  - 100kHz to 10MHz
    - Taken care of by multiple 100nF (0.1µF)
  - 10MHz to 100MHz
    - Taken care of by multiple 10nF (0.01µF)
  - 100MHz and above
    - Taken care of by multiple 1nF & PCB Power & Ground Planes

NOTE: SUPPLY VOLTAGE DROPS BELOW 5% LIMIT DURING SWITCHING TRANSIENTS AND DURING HEAVY CURRENT DEMAND CAUSED BY INCREASED PROGRAM ACTIVITY

This device is operating out of specification! Ample oscilloscope bandwidth is essential for detecting these events.
Good High-Speed PCB Design Practices
Decoupling Capacitors

How many decoupling capacitors are required?

- **System dependent!**
  - Need to consider frequency of operation, number of I/O pins switching, Capacitive load on each pin, trace impedance, junction temperature, internal chip operation, etc.
  - For processors, consider the variety of internal operations like cache, internal memory accesses, DMA, etc. etc. etc.
- **The rule of thumb:** At all frequencies from DC, to well above the highest clock frequencies, the supply pins should have less than ±5% of VDD total noise.
- **The tolerance of the maximum DC supply voltage drift PLUS the peak noise amplitude must be less than 5% of the nominal supply voltage.**
  - An oscilloscope with ample bandwidth is required.
- **Various methods exist for estimating the total required capacitance and how to distribute the capacitance across a number of smaller value capacitors**
  - This is a complex problem, particularly when dealing with the complexities of modern processors which contain millions of gates.
  - Numerous application notes on semiconductor websites
Good High-Speed PCB Design Practices
Decoupling Capacitors

- For best performance, minimize the inductance and resistance between the device supply pins and the decoupling capacitors.

- PCB traces and vias introduce impedance!
Good High-Speed PCB Design Practices
Decoupling Capacitors

- When ground/power plane pairs are used, capacitors can be just as effective on the top side of the PCB.

NOTE: DRAWING IS NOT TO SCALE
Good High-Speed PCB Design Practices
Decoupling Capacitors

- Effective bypassing at frequencies over 100MHz...
  - As clock frequencies and edge rates increase it becomes more difficult to effectively bypass the power supply pins of high-frequency devices.
    ◆ Capacitor ESL (Effective Series Inductance) results in increasing reactance with frequency
    ◆ Capacitor ESR (Effective Series Resistance) increases, reducing the effectiveness of capacitors
    ◆ Capacitor parasitic mounting (pads, vias) reactance increases with frequency
    ◆ 100nF capacitors are useless above 100MHz
Good High-Speed PCB Design Practices
Understanding Capacitors - ESL

- ESL (Effective Series Inductance) is caused by the inductance of the electrodes and leads of the capacitor.
- The ESL of a capacitor sets the limiting factor of how well (or fast) a capacitor can de-couple noise off a power buss.

![Diagram showing signal and ground connections with ESL](#)

- Capacitors are essentially an L-C circuit thus they have a resonant point. The ESL and the capacitance thus both affect the resonate-point of a capacitor.
- Capacitors with a high resonant frequency will perform
Good High-Speed PCB Design Practices
Understanding Capacitors - ESL

Source: www.murata.com/emc/knowhow/pdfs/te04ea-1/12to16e.pdf
Good PCB Design Practices
Understanding Capacitors

- Different types of capacitors...
  - TBA
High Speed PCB Design and Layout
Understanding Resistors

- James Bryant’s paper
  - TBA
Wire or Transmission Line?
- Wire – we consider every point of a wire to be at the same potential at any given point in time.
- Transmission Line – we consider the effects of signal propagation and assume that points along the transmission line will be at different voltage potentials as signals traverse.

When to treat a signal path as a transmission line?
- If the length is greater than 1/100 of the wavelength.
- If the receiving device is edge sensitive.
- If the system is not tolerant of excessive overshoot and undershoot.
- Almost always!

Source: Johnson & Graham, High-Speed Digital Design (A Handbook of Black Magic)
Propagation Delay: the rate at which an electrical signal travels through a medium.

- Typically measured in picoseconds/inch.

Electrical signals propagate at a speed dependent on the surrounding medium.

- Propagation delay increases proportionally to the square root of the dielectric constant

<table>
<thead>
<tr>
<th>Medium</th>
<th>Delay (ps/in)</th>
<th>Dielectric Constant</th>
</tr>
</thead>
<tbody>
<tr>
<td>Vacuum</td>
<td>Speed of light: 84.72528</td>
<td>1.0</td>
</tr>
<tr>
<td>Air (radio waves)</td>
<td>85</td>
<td>~1.0</td>
</tr>
<tr>
<td>Coaxial Cable (75% velocity)</td>
<td>113</td>
<td>1.8</td>
</tr>
<tr>
<td>Coaxial Cable (66% velocity)</td>
<td>129</td>
<td>2.3</td>
</tr>
<tr>
<td>FR4 PCB (outer trace)</td>
<td>140-180</td>
<td>2.8-4.5</td>
</tr>
<tr>
<td>FR4 PCB (inner trace)</td>
<td>180</td>
<td>4.5</td>
</tr>
<tr>
<td>Alumina PCB (inner trace)</td>
<td>240-270</td>
<td>8-10</td>
</tr>
</tbody>
</table>
When the impedance of a conductor changes a portion of the signal energy is reflected.

The amount of energy reflected is proportional to the difference in impedance between the two conductors.

\[ E_R \propto \frac{Z_B - Z_A}{Z_B + Z_A} \]
The physical characteristics of the PCB trace will have a large effect on the impedance.

- Trace material
- Width of trace
- Trace thickness
- Proximity to other traces and planes
- Dielectric constants of surrounding materials (i.e. air, FR4, etc).

Many free tools available to help estimate the impedance of a trace.

http://emclab.umr.edu/pcbtlc2/index.html
High Speed PCB Design and Layout
Changes in Impedance Across Signal Path

Device A to Device B, a propagating signal will likely traverse multiple impedance changes.

The largest mismatches will almost always occur at the source and load
- Will generate large reflections!
- How can we deal with this?

Let’s look at a story…
The Story of EDGAR the Energy Packet
Courtesy of Bob Kilgore

- Edgar is a jogger
- He travels at a rate of 6 inches / nanosecond on a Printed Circuit Board
- He changes the voltage of conductors that he touches
Edgar Meets The “Unterminated” Transmission line

Attributes:

- Point to point connection
- 25 Ohm impedance Output Driver
- 50 ohm impedance Transmission Line \((Z_0)\)
- 1 Meg Ohm impedance receiver
At The Start

The Driver lowers the voltage by from VDD to GND.
Edgar Starts for the Receiver

Edgar travels at 6 inches per nanosecond
Edgar Is REFLECTED!

- Edgar is moving from a 50Ω transmission line to 1MΩ receiver!

\[
\frac{Z_L - Z_0}{Z_L + Z_0} = \frac{1000000 - 50}{1000000 + 50} \approx 1
\]

- Almost 100% of Edgar is reflected back towards the source!
Edgar Returns to the Driver

- Edgar travels at 6 inches per nanosecond with most of his original energy!
Edgar finds the next obstacle

- Edgar meets the 25Ω source driver after his return journey on the 50 ohm transmission line.
- The Reflected Energy is:

$$\frac{Z_L - Z_0}{Z_L + Z_0} = \frac{25 - 50}{25 + 50} = -\frac{1}{3}$$
Edgar travels at 6 inches per nanosecond
Edgar Is Sent to the Driver Again

Edgar travels at 6 inches per nanosecond

Driver

Transmission Line

Receiver
Edgar Is Sent to the Receiver a Third Time

Edgar travels at 6 inches per nanosecond
What would we see on the scope?

Measured at the Driver

Measured at the Receiver

And what effect might this have on an edge-sensitive input?

Always measure at the Receiver not the Driver!
Leverage Ohms’ law to minimize the impedance mismatch at the source side and load of the transmission line.

Managing the Source:
- Source impedance is typically less than 50Ω
- We can add a series resistor to the source to increase its impedance to match the transmission line.
- This technique is called “serial termination”

Managing the Load:
- Load impedance is typically much greater than 50Ω
- We can add a parallel resistor to the load to decrease its impedance to match the transmission line.
- This technique is called “parallel termination”

Each method has its pros and cons.
A combination of both is often most effective.
High Speed PCB Design and Layout
Parallel Termination

- Parallel resistor at the receiver can work well but has:
  - Increases drive current and thus increases power dissipation.
  - Increased Crosstalk, Increased EMI.
  - Increased ground bounce or supply noise (depending on if the parallel resistor is pulled high or low).

![Diagram of Driver, Receiver, and Transmission Line with Drive current about 50 mA]
Series resistor at the driver is less disruptive:

- …but the driver impedance is nonlinear and you lose some energy getting into the transmission line.
DDR SDRAM Termination

- DDR uses Dual termination.
- At VCC/2 = 1.25V, Io of the driver is about 14mA
Edgar Meets DDR in the Real World

- The Series Resistor Plus the Drive impedance is 50 Ohms
- The Parallel Resistor is 50 Ohms
- The Transmission Line Impedance is 60 Ohms (Bad PCB)
Edgar Finds the First Obstacle

The Receiver is a 50 Ohm Load But the Transmission Line was 60 Ohms Due To FR4 Construction and Fabrication Errors

The Reflected Energy is:

\[
\frac{Z_L - Z_0}{Z_L + Z_0} = \frac{50 - 60}{50 + 60} = -\frac{1}{11}
\]
Edgar is Reflected

- Edgar travels at 6 inches per nanosecond

Diagram:
- Driver
- Receiver
- Transmission Line
- VCC/2
Edgar Finds the Next Obstacle

The Driver is a 50 Ohm Load But the Transmission Line was 60 Ohms Due To FR4 Construction and Fabrication Errors

The Reflected Energy is:

\[
\frac{Z_L - Z_0}{Z_L + Z_0} = \frac{50 - 60}{50 + 60} = -1
\]
Edgar is Reflected

- Edgar Travels at 6 inches per nanosecond
- Edgar is now about 1/100 of its original Energy
- Therefore Edgar changes the voltage by 1/10 or about 0.2 volts
Good PCB Design Practices
Electro-Magnetic Emissions

- Two primary tenants of electro-magnetism
  - Current passing through a conductor generates a magnetic field.
  - Placing a conductor in a magnetic field will induce current
- The shape an intensity of a magnetic field generated by passing current through a conductor is affected by the shape of the conductor and visa versa.
Good PCB Design Practices

EMI: Electro-Magnetic Interference

- EMI typically refers to an undesirable amount of electromagnetic emission from a design.
- EMI from one device on a PCB may affect the performance of another device.
  - Digital circuits are more likely to be the source of disruptive emissions due to the handling of periodic waveforms and the fast clock-switching rates.
  - Analog circuits are more likely to be the susceptible victims due to higher gain functions.
- EMI from the entire system may affect the performance of other near-by systems.
Good PCB Design Practices
Reducing EMI in PCBs

- There are many widely used techniques for minimizing the EMI of a PCB design.

- Fundamentals:
  - Power and ground planes providing shielding
    - Top and bottom ground planes can help reduce radiation from multi-layer boards by at least 10 dB.
  - Physical placement of devices on the PCB – keep analog and digital systems as far apart as possible on the PCB
  - Proper use of decoupling caps reduces power/ground noise and thus EMI from these planes.
  - Keep signal traces away from the edge of the PCB
  - Avoid right angles in PCB traces
  - Be cognizant of PCB trace resonance at fundamental frequency or harmonics due to reflections.
  - More to come…

Getting the best performance on our PCBs

- As amplifiers and converters’ performance improved, achieve their performance on your PCB will be challenging.

- Layout guide & design notes training before PCB layout will save much time in debugging.

- Moving on today’s training
  - Mixed Signal PCB Layout Techniques
  - Small Signal PCB Layout Techniques
Mixed Signal PCB Layout

Grounding Data Acquisition System

ADI
Digital Currents Flowing in Analog Return Path Create Error Voltages

Digital Circuitry

Analog Circuitry

Resistor

Clock Circuitry

ANALOG CIRCUITS

DIGITAL CIRCUITS

Incorrect

Sensitive Analog Circuitry Disrupted by Digital Supply Noise

Correct

Sensitive Analog Circuitry safe from Digital Supply Noise

Sensitive Analog Circuitry Disrupted by Digital Supply Noise

Sensitive Analog Circuitry safe from Digital Supply Noise
Grounding Mixed Signal ICs with Low Internal Digital Currents: Multiple PC Boards

- Analog Ground Plane
- Digital Ground Plane
- Mixed Signal Device
- Analog Circuits
- Digital Circuits
- Filter
- Buffer
- Latch
- VN = Noise Between Ground Planes

TO SYSTEM ANALOG SUPPLY

TO SYSTEM DIGITAL SUPPLY

TO SYSTEM STAR GROUND
Star Ground System which has Separated Analog and Digital Ground Planes

- Analog Ground Plane
- Digital Ground Plane
- Back Plane

No connection

High Voltage Capacitor may need here to provide high frequency interference shot cut path (for EMC/EMI purpose)

Not Over Lay

Power Supplies
Mixed Signal PCB Layout

Using Ground Plane

ADI
Characteristics of Ground Planes

- Digital Radios frequently have high speed digital logic on the same board as high gain RF electronics.
- Shielding and Grounding are significant aspects of the receiver design.
  - Radiation should be shielded at the source
  - Ground currents should be returned to their source
  - Supply currents should take the path of least resistance & inductance back to the source
- Minimum 1 whole ground layer
  - One entire PCB side (or layer) is a continuous ground conductor
    - Gives minimum ground resistance and inductance, but it isn’t always sufficient to solve all ground problems.
    - Breaks in ground planes can improve or degrade circuit performance – there is no general rule
  - Eliminate the possibility ground loops
  - Careful attention should be paid to layout to ensure that digital return currents do not flow through analog section of the board.
- Using Multilayer (>=4) with ground and voltage plane

Ground plane acts as a shield
How to make full use of your Ground Plane?

- Provide as much ground plane as possible
  - Especially under traces that operate at high frequency
- Use thickest metal as feasible
  - Reduces resistance and provides improved thermal path
  - Helps reduce resistive losses due to skin effect
- Mount components that conduct fast rise times or high frequencies as close to the board as possible
  - Minimize use of leaded components
- Try to single-point the critical components into the ground plane to avoid voltage drops.
- Provide as much ground plane as possible
  - Especially under traces that operate at high frequency

- Use thickest metal as feasible
  - Reduces resistance and provides improved thermal path
  - Helps reduce resistive losses due to skin effect

- Mount components that conduct fast rise times or high frequencies as close to the board as possible
  - Minimize use of leaded components

- Try to single-point the critical components into the ground plane to avoid voltage drops.
  - Confine Analog circuitry to one section and digital circuitry to another.
  - Avoid running digital and analog tracks close to each other, this will help avoid coupling digital noise into analog lines.
Grounding example of solid ground plane

- Single GND Layer for High Speed Converters PCB board.
  - Cover empty space of TOP / Bottom layer with GND, but no small unconnected island.
  - Via to connect 2 or more GND layer, as many as possible but do not cut some plane to pieces.

- Example
  - The top layer is solid ground.
  - The Bottom has a trace connecting the RF connector to the load.
  - Return current flows from the load back to the RF connector, directly above the trace on the opposite side.
Ground loops are introduced by splitting the two grounds.

For example, a digital line that switches at 1 V/nS into a 10 pF load will generate a 10 mA transient.

- If 16 lines move at the same time, this is 160 mA of switching current in the loop!
Grounding – DC current vs. AC current

- **Single GND or Split GND plane**
  - To be simple, using signal GND layer for High Speed Converts layout (>10MHz), no AGND and DGND layer difference.
  - Separated AGND and DGND and connect with signal point only applies in low speed design (less than 1MHz).
  - Some cut lines allowed to separate difference area, but connection must be bigger than Component (>10mm width). And no signal trace cross cut lines.
  - If all frequency range are consider (IE, sampling signal from DC to 50MHz), then ground layer is difficult, need case by case study.

- **Example**
  - In a broken ground or split ground, the return currents follow the path of least impedance.
  - At DC, the current follows the path of least resistance. As the frequency increases, the current follows the path of least inductance.
  - Since there is now a ‘loop’ the inductance can be quite high and an EMI/RFI problem can exist.
Cut lines with good Component placement

- Separate Analog area, mixer signal area and pure digital area.
- No cross over of input and output.
- Clock area is an independent area.
- Power supply is an independent area, especially DC-DC area.
  - DC-DC must be a corner, better in an other PCB board.
  - Cut lines must be used for DC-DC.
  - Big Capacitors must be in a corner or near PCB boundary.
Mixed Signal PCB Layout

Power Filter & Decoupling Capacitor consideration
Regulation priorities for power supply systems

- A Card-entry Filter is useful for low medium frequency power line noise filtering in analog system
- Dual-Supply low frequency rail bypass / distribution filter for Power distribution.
- High performance analog power systems use linear regulators, with primary power derived from:
  - AC line power
  - Battery power systems
  - DC-DC power conversion systems
- Remember Electrolytic Capacitor Impedance vary with Frequency

![Diagram of power supply system](image-url)

C (100µF) REGION
ESL (20nH) REGION
ESR (0.2Ω) REGION

ESR = 0.2Ω

10kHz 1MHz

LOG FREQUENCY
LOG |Z|
Switching regulators should be avoided if at all possible, but if not...
- Apply noise control techniques
- Use quality layout and grounding
- Be aware of EMI
- ADI do not suggest DC-DC power supply as analog power supply, at least add LDO
- DC-DC power supply can be used as digital power supply of ADC or MCV (ADuC702x)
- Let the DC-DC far away from ADC (or ADuC702x)
- The C-L-C filter near DC-DC.
- Still need 0.1uF on each power pin.
- Big 3.3V plane in Power layer helps a lot.

Added the C-L-C filter to remove switching noise generated from DC-DC. Those components have to enclose the DC-DC Vin pin as possible.
C1, C2 need consider switch frequency (50k, 100k, 1.2M)
Grounding and Decoupling Points

- Voltage Reference
- Sampling Clock Generator
- ADC or DAC
- Buffer Gate or Register
- FERRITE BEAD

- See Text

- Analog Ground Plane
- Digital Ground Plane

- TO OTHER DIGITAL CIRCUITS
Decoupling on SOIC parts

**CORRECT**

- POWER SUPPLY TRACE
- IC
- V+ GND
- DECOUPLING CAPACITOR
- VIA TO GROUND PLANE

**INCORRECT**

- POWER SUPPLY TRACE
- IC
- V+ GND
- DECOUPLING CAPACITOR
- VIA TO GROUND PLANE

**Rule of Thumb:** VIA RESISTANCE ≈ 1mΩ, VIA INDUCTANCE ≈ 1nH

- Localized high frequency supply filters provide optimum filtering and decoupling via short low inductance path (ground plane)
- Rule of Thumb:
  - Via resistance ≈ 1mΩ, Via inductance ≈ 1nH
Decoupling on LQFP/LFCSP parts

- No long trace under IC
- Short trace then to bottom by via
- Short trace to GND or Power under IC.
- Short trace to decouple Capacitors

Maybe your AD9779 Layout like this!
Different Capacitors’ Impedance vs. Frequency

- Paralleling caps reduces impedance over a wider frequency range.
- Put the smaller decoupling capacitor as near as possible to power pin.
Why every power pin need decoupling Caps?

- **FERRITE BEAD**
- **C\textsubscript{STRAY}**
- **I\textsubscript{A}, I\textsubscript{D}**
- **L\textsubscript{P}, R\textsubscript{P}**
- **AGND, DGND**
- **DATA BUS**

**Diagram Notes:**
- **A** = ANALOG GROUND PLANE
- **D** = DIGITAL GROUND PLANE
- **C\textsubscript{IN} \approx 10pF**

**Equations:**
- **L\textsubscript{P}, R\textsubscript{P}, C\textsubscript{STRAY}**

**Referenced Sections:**
- ANALOG CIRCUITS
- DIGITAL CIRCUITS
- BUFFER GATE OR REGISTER
Low Speed High Resolution ADC layout Skills Example
AD7656 possible issue in Grounding and Decoupling

- AD7656 Missing code (No codes between 0 ~ -32)
  - Poor Grounding and poor power supply
    - +5V AVCC must be very stable
    - Half AVCC power plan, half DVCC power plan. Use wide trace (>1mm) for +/-12V power supply on bottom layer, avoid +/-12V cut AVCC power layer to pieces
  - Single point connect AGND and DGND
  - Insufficient decouple
    - 220uF Decoupling Cap for each AD7656
    - 10uF + 0.1uF for each AVCC pin (8pins total)
    - Short but wide trace from Via to AVCC pin
    - Leadless capacitor layout
**Summary of Power Supply Bypassing & decoupling**

- Place bypass caps as close to the power supply pins as possible
- SMT ferrite beads are very effective in reducing ripple content
- High Frequency requires ground plane
  - Minimize parasitics
- Use stable, well behaved components
  - Low drift and low ESR
- Completely Analytical Approaches can be difficult
  - Prototyping is required for optimal results
- Use a combination of paralleled capacitors to achieve frequency rejection of unwanted noise across a wide bandwidth
Mixed Signal PCB Layout

Parasitic Consideration

ADI
Approximate Trace Inductance

All dimensions are in mm

\[ \text{STRIP INDUCTANCE} = 0.0002L \left( \ln \left( \frac{2L}{W+H} \right) + 0.2235 \left( \frac{W+H}{L} \right) + 0.5 \right) \mu \text{H} \]

1 cm of 0.25 mm PC track has an inductance of 9.59 nH

(H = 0.038 mm, W = 0.25 mm, L = 1 cm)

Example

L = 2.54 cm = 25.4 mm, W = 0.25 mm
H = 0.035 mm (1 oz copper)

Strip Inductance = 28.8 nH

At 10 MHz \( Z_L = 1.86 \Omega \) a 3.6% error in a 50 \( \Omega \) system

Minimize Inductance

1) Use Ground plane
2) Keep length short: Halving the length reduces inductance by 44%
3) Doubling width only reduces inductance by 11%
Trace/Pad Capacitance

\[ C = \frac{0.00885 \ E_r \ A}{d} \ pF \]

\[ C = \frac{kA}{11.3d} \]

A = plate area in mm\(^2\)
d = plate separation in mm

\( E_r \) = dielectric constant relative to air

K = relative dielectric constant

Most common PCB type uses 1.5mm glass-fiber epoxy material with \( E_r = 4.7 \)

Capacity of PC track over ground plane is roughly 2.8pF/cm

Reduce Capacitance
1) Increase board thickness
2) Reduce trace/pad area
3) Remove ground plane

Example: Pad of SOIC
L = 0.2cm  W = 0.063cm

K = 4.7

\[ A = 0.126 \text{cm}^2 \]

\[ d = 0.073 \text{cm} \]

\[ C = 0.072 \text{pF} \]
BASIC PRINCIPLES OF COUPLING

M = MUTUAL INDUCTANCE
B = MAGNETIC FLUX DENSITY
A = AREA OF SIGNAL LOOP
ω_N = 2πf_N = FREQUENCY OF NOISE SOURCE V_N
V = INDUCED VOLTAGE = ω_N M I_N = ω A B

CAPACITIVE COUPLING
EQUIVALENT CIRCUIT MODEL
C

Z_1 = CIRCUIT IMPEDANCE
Z_2 = 1/jωC
V_{COUPLED} = V_N \left( \frac{Z_1}{Z_1 + Z_2} \right)
I_{PEAK} = 1A

\frac{di}{dt} = \frac{1A}{100\text{ns}}

Equivalent f = 3.5MHz

V_{PEAK} = \text{ESL} \cdot \frac{di}{dt} + \text{ESR} \cdot I_{PEAK} = 400\text{mV}

\text{ESR} \cdot I_{PEAK} = 200\text{mV}

C = 100\mu\text{F}

X_C = 0.0005\Omega \quad @ \quad 3.5\text{MHz}

ESL = 20\text{nH}

ESR = 0.2\Omega
# Via Parasitics

**Via Inductance**

\[
L = 2h \left[ \ln \left( \frac{4h}{d} \right) + 1 \right] \text{nH}
\]

- \( L \) = inductance of the via, nH
- \( H \) = length of via, cm
- \( D \) = diameter of via, cm

Consider a power supply pin of an op amp that goes through a via to the power plane of an 0.157 cm thick board, the diameter of the via is 0.041 cm

\[
L = 2(0.157) \left[ \ln \left( \frac{4(0.157)}{0.041} \right) + 1 \right]
\]

\[
L = 1.2\text{nh}
\]

**Via Capacitance**

\[
C = \frac{0.55\varepsilon_r TD_1}{D_2 - D_1}
\]

- \( D_2 \) = diameter of clearance hole in the ground plane, cm
- \( D_1 \) = diameter of pad surrounding via, cm
- \( T \) = thickness of printed circuit board, cm
- \( \varepsilon_r \) = relative electric permeability of circuit board material
- \( C \) = parasitic via capacitance, pF

Consider a signal coming from the back of the board to the top of the board through a via. Board thickness = 0.157cm, \( D_1 = 0.071\text{cm} \) \( D_2 = 0.127 \)

\[
C = 0.51\text{pf}
\]
Parasitic Model

Capacitor Parasitic Model

\[ R_P, R_S, L, C, R_{DA}, C_{DA} \]

- \( C \) = Capacitor
- \( R_P \) = insulation resistance
- \( R_S \) = equivalent series resistance (ESR)
- \( L \) = series inductance of the leads and plates
- \( R_{DA} \) = dielectric absorption
- \( C_{DA} \) = dielectric absorption

Resistor Parasitic Model

\[ C_P, L, R \]

- \( R \) = Resistor
- \( C_P \) = Parallel capacitance
- \( L \) = equivalent series inductance (ESL)
Stray Capacitance & Stray Inductance at inverting input

Low Frequency Op Amp Schematic

High Frequency Op Amp Model
Stray Capacitance Simulation

1pF stray capacitance

Reduce Overshoot
1) Increase board thickness
2) Reduce trace/pad area
3) Remove ground plane
4) Lower Resistance

Pulse Response with 1pF Stray Capacitance

Frequency Response with 1pF Stray Capacitance

6.5% overshoot
1.8dB peaking
Stray Inductance Simulation Schematic

1"x0.01" = 29nH

AD8055

Pulse Response With and Without Ground Plane

Approximately 0.6dB overshoot.
Layouts – What to do and not do!

Even a few pF on summing junction can destabilize op amp.

Vias and long return distance adds several nH.

Remove ground plane under Negative input to reduce input capacitance.

Even a few pF on summing junction can destabilize op amp.

Vias and long return distance adds several nH.

Reduce return path length to reduce Inductance.

Bad PCB layout

Good PCB layout
Power Supply Bypassing

Incorrect

Correct
SOIC Layout Example

- $R_G$
- $V_{IN}$
- Electrolytic Bypass
- Ceramic Bypass
- $R_F$
- Comp Cap
- $R_C$
- $V_{OUT}$
- Electrolytic Bypass
- $-V_S$
- Disable
AD8099 Layout Example

- **R_G**: 0402 components
- **R_F**: 0402 components
- **V_IN**: Input voltage
- **V_O**: Output voltage
- **R_L**: 0402 components
- **R_C**: 0402 components
- **C_1**: 0402 components
- **C_C**: 0402 components
- **+V_S**: Positive supply voltage
- **-V_S**: Negative supply voltage
- **+V_O**: Positive output voltage
- **-V_O**: Negative output voltage

**Notes:**
- Components are labeled with their respective values and types.
- The layout includes electrolytic and ceramic bypass capacitors.
- The diagram illustrates the connection points and component placement for a typical AD8099 layout example.
Mixed Signal PCB Layout

Control Differential Line Impedance

ADI
A standard LVDS driver in CMOS.
- The nominal current is 3.5mA, and the common-mode voltage is 1.2V.
- The swing on each input at the receiver is therefore 350mV p-p when driving a 100Ω differential termination resistor.
  - This corresponds to a differential swing of 700mV p-p.
Differential Line impedances

\[ Z_{\text{diff}}(\Omega) = \left[ \frac{60}{\sqrt{0.475\varepsilon_r + 0.67}} \right] \times \ln \left[ \frac{4h}{0.67(0.8w+d)} \right] \times 2 \]

\[ \varepsilon_r = 3.8\sim4.0 @1.65\text{Gbps} \]
Control Differential Line Impedence

- Control differential line impedance
  - Trace characteristic impedance will be around 54 Ohm single / 102 Ohm differential on 1/2 OZ copper (1.7mil) with dielectric of 4.7. After coating, it will change about 5-12 Ohm.
  - Distance between Differential line pair should be greater than 30mil to avoid interference of adjacent pairs.

- Lower down the length of differential lines
  - It’s better to control >100MHz clock or RF signal trace length less than 2 inch.

- Routing differential signal pair together and minimize the total numbers of via on each trace as few as possible.

- Recommend software
  - Polar Si6000
Measuring the TMDS pair impedance

TDR (Time Domain Reflector)

incident

Reflections

50 Ohm

Waveform Digitizer

High Speed S/H

TDR Step Generator

D.U.T
The Visual lumped interconnect analysis using TDR

- Shunt C discontinuity
- Series L discontinuity
- L-C discontinuity
- C-L discontinuity
- C-L-C discontinuity
- L-C-L discontinuity
- Capacitive termination
- Inductive termination
Summary Mixed Signal Layout Techniques

- Use ground plane
  - High speed applications require low impedance returns
  - Helps minimize parasitics

- Parasitics
  - Parasitic capacitance, inductance and resistance can ruin the best designed circuit
  - Layout is critical!

- Shielding Long Wire
- Control Differential Line Impedence
Small Signal PCB Layout

Consider loss on Track Resistor
Calculation of Sheet resistance
(For Standard Copper PCB)

\[ R = \frac{\rho Z}{XY} \]
\[ \rho = \text{RESISTIVITY} \]

SHEET RESISTANCE CALCULATION FOR
1 OZ. COPPER CONDUCTOR:

\[ \rho = 1.724 \times 10^{-6} \, \Omega \text{cm}, \, Y = 0.0036\text{cm} \]

\[ R = 0.48 \frac{Z}{X} \text{ m}\Omega \]

\[ \frac{Z}{X} = \text{NUMBER OF SQUARES} \]

\[ R = \text{SHEET RESISTANCE OF 1 SQUARE (Z=Z)} \]
\[ = 0.48\text{m}\Omega/\text{SQUARE} \]
Long Track Resistance Impact on ADC

OHM’s Law predicts >1 LSB of error due to drop in PCB conductor.
- Consider a 16-bit ADC with a 5kΩ input resistance,
- PCB track is 5cm of 0.25mm wide 1 oz.
- The track resistance of nearly 0.1Ω.
- The resulting voltage drop is a gain error of 0.1/5k (~0.0019%),
- Over 1LSB (0.0015% for 16 bits).
Small Common Ground Currents can degrade Precision Amplifier Accuracy

- A low-level signal $V_{\text{IN}}$ of 5mV FS, Design required to precisely gain of 100.
  - Using an AD8551 chopper-stabilized amplifier for best dc accuracy.
  - Recall AD8551 Spec:
    - Low offset voltage: 1 $\mu$V, offset drift: 0.005 $\mu$V/$^\circ$C
- At the load end, the signal $V_{\text{OUT}}$ is measured with respect to G2, the local ground.
  - Because of the small 700$\mu$A $I_{\text{SUPPLY}}$ of the AD8551 flowing between G1 and G2, there is a 7$\mu$V ground error on 0.01Ohm Ground impedance.
  - About 7 times the typical input offset expected from the op amp!
Any current flow through a common ground impedance can cause errors

\[ \Delta V = (I + i) \times Z \]

- \( Z \): The impedance between G1 and G2
- \( I \): Signal related currents.
- \( i \): The effect of any non-signal related currents.
Small Signal PCB Layout

Proper Grounding Shielding Cable
Ground loops in shield twisted pair cable can cause errors

- $V_N$ Causes Current in Shield (Usually 50/60Hz)
- Differential Error Voltage is Produced at Input of A2 Unless:
  - A1 Output is Perfectly Balanced and
  - A2 Input is Perfectly Balanced and
  - Cable is Perfectly Balanced

- Hybrid grounding of shielded cable with passive sensor
Impedance-balanced Driver of Balanced Drive of Balanced Shielded Cable & Coaxial Cables

- Impedance-balanced driver of balanced drive of balanced shielded cable aids noise-immunity with either balanced or single end source signals
- Coaxial cables can use either balanced or single-ender receivers
Transmitter low level IF/RF signal with Micro-Strip line

- A micro-strip transmission line with defined impedance is formed by a PCB trace of appropriated geometry, spaced from a ground plane.

- A Symmetric strip line transmission line with defined impedance is formed by a PCB trace of appropriate geometry embedded between equally spaced ground and/or power planes.
The pros and cons of not embedded vs the embedded signal trace in multi-layer PCB design

**NOT EMBEDDED**

- Route
- Power
- Ground
- Route

**EMBEDDED**

- Power
- Route
- Ground

- Fast switching signals (clocks etc) should be shielded
  - Using digital ground to avoid radiating noise
  - Clock signals should never be run near analog inputs of the devices
  - Avoid cross over of digital and analog signals.

- Advantages of embedded traces
  - Signal traces shielded and protected
  - Lower impedance, thus lower emissions and crosstalk
  - Significant improvement > 50MHz

- Disadvantages of embedded traces
  - Difficult prototyping and troubleshooting
  - Decoupling may be more difficult
  - Impedance may be too low for easy matching
Small Signal PCB Layout

Minimize PCB Leakage by Guard Ring
Using Guard-Rings Minimizes PCB Leakage Paths

Board leakage resistance

Leakage current from $+V_s$ pin to $-V_{in}$ through FR4 SOT23-5 package is 50X Input bias current

Result is an error in the output voltage at low level input signals
Guard Patterns

- **Inverting Mode Guard:** Encloses all OP AMP inverting input connections within a grounded guard ring.

Example application: Photodiode Preamps

- **Non-Inverting Mode Guard:** Encloses all OP AMP non-inverting input connections within a low impedance, driven guard ring.

Note: Pins 1, 5, & 8 are open on many “R” packaged devices.

PCB Guard Patterns for Inverting and Non-Inverting Mode OP Amps Using 8 Pin SOIC (R) Package

---

ADI Confidential
Summary of PCB Layout Skills
For Low PCB Leakage Applications

- Including photodiodes, pressure sensors, and other high source impedance inputs

- #1) Use a CMOS or JFET input amplifier

- #2) Minimize the PC-board leakage current
  - Keep trace lengths as short as possible
  - Use guard rings around the input pins

- #3) Keep the board CLEAN!!
  - Dirt and oil are a major cause of PC-board leakage current
Small Signal PCB Layout

Minimize PCB Heating Temperature Sensors
Minimize PCB Heating Temperature Sensors Basics

Heat Transfer

• The transfer of heat is normally from a high temperature object to a lower temperature object.
  • Heat transfer from a cold region to a hot region can be done by forcing the system e.g. refrigerators, to perform the energy transfer.
• Heat transfer is accomplished by three basic methods –
  • Conduction
  • Convection
  • Radiation

Conduction

Convection

Radiation
Minimize PCB Heating Temperature Sensors Basics

Heat Transfer Theory - Conduction

- Conduction is the most prevalent heat transfer method in PCBs
  - If one end of a PCB is at a higher temperature, then energy will be transferred down the PCB towards the colder end. The higher speed particles will collide with the slower ones with a net transfer of energy to the slower ones. The rate of conduction heat transfer is:

\[ H = \frac{K \times A \times (T_{HOT} - T_{COLD})}{L} \]

- Energy conducted in time (joules/second)
- \( K \) = Thermal conductivity of the copper (385 W/(m·K) @ room temp)
- \( A \) = Area of copper on PCB
- \( T \) = Temperature
- \( L \) = Distance between hot and cold bodies

### Thermal Conductivity of Various Materials

<table>
<thead>
<tr>
<th>Material</th>
<th>Thermal conductivity (W/m·K)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Diamond</td>
<td>1000-2600</td>
</tr>
<tr>
<td>Silver</td>
<td>406</td>
</tr>
<tr>
<td>Copper</td>
<td>385</td>
</tr>
<tr>
<td>Gold</td>
<td>320</td>
</tr>
<tr>
<td>Aluminium</td>
<td>205</td>
</tr>
<tr>
<td>Brass</td>
<td>109</td>
</tr>
<tr>
<td>Platinum</td>
<td>70</td>
</tr>
<tr>
<td>Steel</td>
<td>50.2</td>
</tr>
<tr>
<td>Lead</td>
<td>34.7</td>
</tr>
<tr>
<td>Mercury</td>
<td>8.3</td>
</tr>
<tr>
<td>Quartz</td>
<td>8</td>
</tr>
<tr>
<td>Ice</td>
<td>1.6</td>
</tr>
<tr>
<td>Glass</td>
<td>0.8</td>
</tr>
<tr>
<td>Water</td>
<td>0.6</td>
</tr>
<tr>
<td>Wood</td>
<td>0.04-0.12</td>
</tr>
<tr>
<td>Wool</td>
<td>0.05</td>
</tr>
<tr>
<td>Fiberglass</td>
<td>0.04</td>
</tr>
<tr>
<td>Expanded polystyrene</td>
<td>0.03</td>
</tr>
<tr>
<td>(“beadboard”)</td>
<td></td>
</tr>
<tr>
<td>Air (300 K, 100 kPa)</td>
<td>0.026</td>
</tr>
<tr>
<td>Silica aerogel</td>
<td>0.017</td>
</tr>
<tr>
<td>Styrofoam</td>
<td>0.01</td>
</tr>
</tbody>
</table>
Minimize PCB Heating Temperature Sensors
Correct PCB layout for measuring ambient temperature

- Many designers don’t want to measure the PCB temperature
- Just want to measure the ambient air temperature
- Problem is, how do you prevent the heat from the PCB heat sources affecting the ambient temperature measurement of the temp sensor

Tips for ambient temperature measurement

- Use a hatched GND plane. Reduce GND plane area therefore increasing thermal resistance.
- Keep the temp sensor as far away from heat sources as possible.
- Use a separate GND plane for the temp sensor and keep connections to main GND plane as low as possible.
- Use narrow GND connections as this will increase thermal resistance.
- Use solid GND plane under main heat source and expose green solder mask. This will give the min thermal resistance for the MHS to dissipate heat.
Minimize PCB Heating Temperature Sensors

Summary...

• Most customers will want to use IC Temp Sensors to measure the temperature of the PCB or a component.
• Therefore it is better to use this pcb layout technique.

H = (K x A (THOT – T_COLD) / L

H = Energy conducted in time (joules/second)
K = Thermal conductivity of the copper (385 W/(m·K) @ room temp)
A = Area of GND plane
T = Temperature
L = Distance between hot and cold bodies

• There will be some customers that want to monitor air temperature and also use the accuracy, linearity, speedy response and convenience of an IC temp sensor.
• Therefore they should use this pcb layout technique.
Backup
Further References

4. “Decoupling Basics”, Arch Martin, AVX Corp Application Note
5. “The Effects of ESR & ESL in Digital Decoupling Applications”, Jeffrey Cain, Ph.D., AVX Corp Application Note
**Vias**

- **Vias (plated holes)**
  - Used to connect layers
  - Formed by drilling or punching hole through PCB and plating the inside
  - Typically much larger than signal traces

- **Blind**

- **Signal Integrity Tip**: PCBs introduce capacitance and change the characteristic impedance of a trace.
**PCB Basics**

**Vias Types**

- **Vias (plated holes)**
  - Used to connect layers
  - Typically much larger than signal traces